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Abstract—In this work, a three-phase two-leg T-type active 
power filter topology is investigated when a three-level hysteresis 
band current modulation technique is applied. The three-phase 
two-leg T-type configuration which utilizes eight switching devices 
together split dc link capacitor banks is able to improve the 
reliability of the system as well as effectively reduces the power 
losses. The compensation of the current harmonics at each phase 
are achieved successfully with the control of phase-a and phase-b. 
Using this technique, the phase-c is directly connected to the 
midpoint of the split capacitors, which eliminates the necessity of 
additional control on the phase-c. The performance of the 
proposed topology and control method is demonstrated through 
the simulation results. 
Keywords—Reduced number of switches, T-Type NPC 
inverter, APF, Hysteresis current control.   
I.  INTRODUCTION  
The continuous advances in the field of power electronics 
allow the development of new semiconductor devices that meet 
the trade-off between high switching frequency and power 
rating, while being available at reasonable prices. These 
switching devices offer an interesting techno-economic 
solution for a better quality of the delivered electrical power. 
However, this quality could be degraded by the nonlinearity 
characteristics of the switching devices. Frequency analysis of 
the voltage and current waveforms reveals the presence of 
harmonic components. Several solutions have been proposed to 
solve the problem of harmonic pollution in electrical 
distribution networks. Active power filter (APF) is considered 
as the most common solution for harmonics conditioning 
(elimination), due to their capabilities of filtering out both 
higher and lower order harmonics [1]. An active power filter is 
mainly an inverter whose role is the reproduction of harmonic 
components identical to those to be eliminated, but in 
opposition of phase [2]. 
It is well known that the number of semiconductor switches 
such as IGBTs or MOSFETs and associated driver circuits 
increase the cost and size of the power electronic interfaces. 
Due to this fact, the number of semiconductor switch reduction 
has been first proposed on the motor drive and electrical vehicle 
applications. Two-leg three-phase converter topologies are 
controlled as two-level inverters to obtain three phase voltages 
by controlling switches at the two legs. The main reason behind 
this idea is the cost and size of the topology. Therefore, the 
reduction of the number of drivers is the focus of several 
research works. Initially, the reduction of the switches and 
drivers was achieved on the single-phase and three-phase 
conventional inverters [3], [4]. Multi-level inverters offer 
advantages such as low electromagnetic interference level, low 
filter requirement, low losses, allowing ordinary semiconductor 
switches to be used in higher voltage level applications and to 
access higher power level. As a result, three-level inverters are 
often preferred for medium and high-power applications. 
Therefore, the use of multilevel inverters (MLI) is considered 
as a hot topic in the power electronics industry due to the above-
mentioned advantages over conventional inverters [5]. 
Different MLI topologies such as Neutral Point Clamped [6], 
Flying capacitor [7], Packed U-Cell [8], and Cascaded H-
Bridge inverters [9] have been reported in the literature for 
different applications. The T-type inverter, is a new multilevel 
inverter topology, has been applied for many applications such 
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as induction machine drives [4] and grid-connected inverters 
[10]. 
To the best of authors knowledge, there is very limited 
studies on the use of three phases three-leg T-type for active 
power filter (APF) applications and no any reported paper 
related with two-leg T-type APF application. In [11], a method 
is proposed for the dc-link voltage balancing for the three-leg 
T-type APF. In [12], the most popular reference current 
extraction techniques such as fast Fourier transform, 
instantaneous reactive power technique and synchronous 
reference frame technique have been applied on the three-leg T-
type APF converter to investigate their performances on the 
controller side.   
In this paper, two-leg T-type three-phase APF topology is 
investigated, and three-level hysteresis band modulation 
strategy is employed. Moreover, dc-link voltage balancing 
method is adopted for balancing the voltage imbalance existing 
in the capacitor voltages [13].      
     
II. CONTROL STRATEGY 
A. Determination of Filter Current Reference and 
Compensation of Imbalance in dc-link Capacitors  
The main aim of an APF is to compensate the undesired 
harmonics existing in the source current. The load current in 
any non-linear load group consists of fundamental and high 
frequency harmonic components given by: 
 =  + 	   (1) 
where  is the load current,  is the fundamental 
component at 50 Hz, and 	 is the high frequency harmonic 
component. Generally, the APF is run in the consumer power 
plant as a current source which connects directly to the 
distribution board. The main aim of the APF is to generate a 
compensating current, 
, which has the same magnitude 
with the drawn harmonic current components of the load but in 
opposite phase, i.e. 
 = −	. This action forces the 
source current to be sinusoidal as given by   =  sin . 
A very large number of current harmonic distortion techniques 
have been developed and proposed in the literature [14]. In this 
study, self-tuning filter (STF) method is preferred to use for the 
detection of harmonic components. The STF 
algorithm has been found quite effective for the extraction of 
harmonics in the control of conventional two-level APF [15], 
[16].  
In order to determine the reference for , the measured 
load current   waveforms are converted into the two-phase 
system by using the following Clarke conversion:  
 =  1 −
1 2 − 1 20 √3 2 − √3 2  
!"
  (2) 
Then, the load current at the two phase coordinate system is 
processed through the STF. In [17], the transfer function of the 
STF is obtained by integration of the synchronous reference 
frame and it is defined as: 
#$ = %&'(&' = )*+,)+,  (3) 
where 
-./ = 0*+1 2 3./04*+15   (4) 
 
In this study, the obtained two-phase load currents in (2) is 
processed as follows:  
 
 ∗ $ = 7 8$ −  ∗ $9 − +  ∗ $   (5) 
 ∗ $ = 7 :$ −  ∗ $; + +  ∗ $   (6) 
The obtained fundamental ( ∗  ∗  reference load currents at 
two-phase coordinate system can be re-converted to the three-
phase coordinate system as follows: 
 !∗ " ∗ 
 ∗  = 
 ⎣⎢
⎢⎡
0 1√3 2 −1 2−√3 2 −1 2 ⎦⎥
⎥⎤  ∗  ∗   (7) 
It is important to mention that the obtained reference signals 
(! ∗ , " ∗ , 
 ∗  cannot be used directly to drive the converter. 
Because there is need to determine converter active losses by 
using a proportional-integral (PI) algorithm. For this, the 
reference source current amplitude can be obtained by using a 








where DEand DG are the proportional and integral gains of the 
dc-link PI regulator, respectively. The summation of measured 
voltages on the split capacitors is equal to the inverter dc-link 
voltage. Therefore, the measured voltages on the capacitors are 




Then, the amplitude of each reference load currents 
(!∗ , " ∗ , 
 ∗ ) can be calculated by using peak 
detector, and then divided by the determined reference signal 
for phase-a and phase-b as follows  
H  ∗∗  = GIJK  ∗ 1LIJK ,    D = M, N   (9) 
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The parameters of phase-c can be ignored since there is no need 
to control phase-c in the studied topology. By this, !∗∗  & " ∗∗  are determined as unity sine function which 
is varying between +1 and -1. Finally, the reference currents are 
calculated by multiplying (8) with (9) as follows 
 

H∗ = CH  ∗∗  ,    D = M, N   (10) 
As well known that PI regulator forces the summation of 
capacitor voltages (F
 and F
) to follow pre-settled dc 
constant value during the harmonic current injection to the load 
bus. As mentioned in [13] that there exists an imbalance on the 
split capacitor’s voltages which is one of the drawbacks of the 
multilevel inverter topology. The main reason behind this 
voltage difference is due to system’s initial conditions. The 
second reason is due to the existence of small 
difference between the split capacitor values (C1 ≈ C2) due to 
the practical reasons. As presented in [13], this imbalance 
voltage levels can be eliminated by adding the following 




   (11) 
   
 
 
Fig. 1. Three-phase two-leg T-type active power filter. 
 
For this, the obtained voltage difference between the capacitors 
first should multiplied with a gain (Q) and then summed with 
!∗  and 








PR   (12) 
where Q <0. Finally, the corresponding compensating filter 
current error is generated by subtracting the measured filter 








" R   (13) 
The switching signals are generated by using the three-level 
hysteresis current control described in the next sub-section. 
         
 
B. Three-Level Hysteresis Current-Control 
As reported in the literature that conventional single-band or 
double-band hysteresis current control (HCC) methods cause 
high switching frequency with high switching losses.   
 
Fig. 2. Three-level Hysteresis current control and generation of PWM pulses 
for phase-a. 
In order to solve this issue three-level hysteresis current 
control method is used in this study to drive the proposed T-type 
based APF converter.  
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Fig. 3. Proposed control method. 
 
Operational principle of three-level HCC is presented in Fig. 
2 where h denotes the hysteresis band. The detailed analysis of 
three-level HCC can be found in [13] which is applied to half 
bridge three-phase APF. The proposed control method is 
presented in Fig. 3. 
III. SIMULATION RESULTS 
The studied system is modelled and simulated in 
MATLAB/Simulink environment to verify the performance of 
the proposed techniques. In this model, three-phase phase-to-
phase source voltage is assumed to be 90V. The full bridge 
rectifier supplied RC loads (Load 1 and Load 2) are used as 
nonlinear loads. The system and control parameters used in this 
study are given in the Table I. The total harmonic distortion 
(THD) of load current is computed to be 30.90 % with the first 
load and 28.28 % under full load condition (load 1 and load 2). 
The current feeding both loads is presented in Fig. 4. The 
generated and injected compensating filter current is presented 
in Fig. 5.  
TABLE I 
PARAMETERS OF THE SIMULATED SYSTEM 
Symbol Quantity Value 
vS ,  f  Phase to Phase Volt. & Freq. 90 V, 50 Hz 
T
  Converter Filter Impedance 2mH 
ZL  Load Impedance 1 mΩ 0.5 mH  
Load 1 Non-Linear Load Res. and Ind. 15 Ω, 20 µf 
Load 2 Non-Linear Load Res. and Ind. 30 Ω, 20 µf 
C1 & C2 APF dc Capacitors 5000 µf 
F
∗ dc- Link reference voltage 250 V 
Kp &  Ki Proportional &  Integral Gain 1.2 & 20 
h / -h Hysteresis band 0.1 / -0.1 
U STF Gain 50 
Q dc-link imbalance gain -0.15 
 
Fig. 4. Load current waveforms, . 
  
 
Fig. 5. Converter current waveforms, V . 
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 Finally, the three-phase source current waveforms 
obtained under these loads are given in Fig. 6. The THD of the 
source currents are reduced from 28.90% to around 1.60 %. As 
discussed earlier, there is a need to determine the inverter losses 
and balance the split capacitor voltages.  
 
Fig. 6.  Source current waveforms, . 
 




Fig. 8. voltage profile across the dc-link, F
. 
 Therefore, the capacitor (C1 and C2) voltages at the dc-
link are first measured and then processed by a PI algorithm.  
As can be seen in Figs.7 the voltage unbalance on the capacitors 
is eliminated successfully. More importantly, dc-link voltage is 
kept at the constant voltage F
∗level which is 250 V as presented 
in Fig.8. The obtained multi-level phase to ground inverter 







Fig. 9. Steady-state responses of inverter output phase to ground voltage 




In this study, a two-leg three-phase T-type inverter topology 
is investigated for active power filter applications. A self-tuning 
filter technique is used to generate reference load current. 
Moreover, capacitor voltage balancing strategy is proposed. In 
order to reduce the switching frequency, three-level hysteresis 
band controller is proposed. The performance of the studied 
system is investigated by simulation study during steady-state 
and varying load conditions. The presented results show that the 
harmonic distortions are eliminated successfully with the 
proposed topology and control method.  
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